Adaptive bit synchronizer
US4672637A · kind A · utility
Inventors
Key dates
| Filing date | Jul 31, 1985 |
| Grant date | Jun 9, 1987 |
| Priority date | — |
| Expiry date | Jul 31, 2005 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L25/064
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
An adaptive bit synchronizer is operable to extract digital data and its associated clock from a transmitted digital signal, and includes a tunable matched filter set for modifying the input signal to correct for deviations in offset and gain, which filter set includes data, transition and derivative matched filters. A sampling device samples the output of the data matched filter for making bit decision and for estimating the reliability thereof. A clock-producing device is connected with the matched filter set for producing at least two clocks, use being made of an optimum phase detector for estimating the time error between the proper clock edge and the actual clock edges. A loop filter circuit smooths the estimates of the proper clock time to generate clock signals, and a device responsive to the average square error of the clock signals varies the loop parameters of the loop filter means to minimize average square phase error.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.