High speed frame buffer refresh apparatus and method
US4688190A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 31, 1983 |
| Grant date | Aug 18, 1987 |
| Priority date | — |
| Expiry date | Oct 31, 2003 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG09G5/393
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A computer memory architecture is most advantageously used in conjunction with a digital computer, to provide an improved high speed graphics display capability. Data representative of digital images to be displayed is generated and/or manipulated by a display processor and stored within a selected portion of the display processor's main memory. Subsequent modifications to the stored image are effectuated by the display processor reading the data from its main memory, performing appropriate operations on the data, and writing the data back into the main memory. Updated images are transferred to an buffer memory which sequentially stores the images in the order in which they were updated by the display processor. Data representative of an updated image is then transferred to the display frame buffer of the particular display system for subsequent display. Data is transferred from the buffer memory to the frame buffer during periods when the frame buffer is not refreshing the display.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.