Instruction buffer for a digital data processing system
US4691279A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 2, 1984 |
| Grant date | Sep 1, 1987 |
| Priority date | — |
| Expiry date | Mar 2, 2004 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0882
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and a means of increasing the performance of an instruction buffer in a digital data processing system is disclosed. The improvement is accomplished by by-passing the content addressable memory operation which has heretofore been utilized to access page addresses in the instruction buffer. As each word included on the same page was accessed, the CAM was repetitiously activated even though it was accessing the same page. In the present system, word accesses made to the same page are handled in a much improved manner. In the present system, a comparator is implemented in the system which compares the presently reference page with the previously referenced word, so that when a match is noted, i.e., the same page is indicated, the CAM is bypassed and successive requests made to the same page are satisfied from the instruction buffer by a validity designator which designates that the presently referenced word is the correct one.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.