Method of fabricating a twin tub CMOS device
US4707455A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 26, 1986 |
| Grant date | Nov 17, 1987 |
| Priority date | — |
| Expiry date | Nov 26, 2006 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D84/859
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A method of fabricating a semiconductor device having a symmetric and complementary P-well and N-well. The novel method involves the introduction of a first dopant type into a semiconductor substrate directly through those regions of an oxide layer and a nitride layer which do not underlie a first mask layer. The first mask layer is removed and a second mask layer is formed. A complementary dopant type is then introduced into the semiconductor substrate directly through those regions of the oxide layer and nitride layer which do not underlie the second mask layer. The second mask layer is removed and the dopant ions are simultaneously subjected to thermal drive in to thereby form adjacent wells of opposite dopant type in the semiconductor substrate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.