State sequence dependent read only memory
US4716586A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 17, 1986 |
| Grant date | Dec 29, 1987 |
| Priority date | — |
| Expiry date | Oct 17, 2006 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C8/20
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The addresses of firmward (ROM) being interrogated to ascertain data are continuously monitored. Selected key addresses are recognized by address detection means. Timing means is then actuated to count a preset number of address accesses, system clock cycles, or other suitable timing means. A substitute address is provided to the firmware when the timer counts down. If the incoming address is in the correct sequence then the substituted address will be the same as the incoming address and correct data will be provided by the ROM. Otherwise, incorrect data will be provided. Alternately, after countdown the incoming address can be compared with the expected incoming address. If the comparison indicates identity then the incoming address can be supplied to the firmware. Otherwise, an incorrect substitute address can be provided to the input of the firmware or incorrect substitute data can be provided on the output of the firmware. In all versions correct data will only be provided if the firmware is interrogated in the correct address sequence.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.