Array reconfiguration apparatus and methods particularly adapted for use with very large scale integrated circuits
US4722084A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 2, 1985 |
| Grant date | Jan 26, 1988 |
| Priority date | — |
| Expiry date | Oct 2, 2005 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/006
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An array reconfiguration apparatus is employed in large integrated circuits and large systems. The apparatus makes use of spare wires and/or computation elements which are incorporated in the array. The apparatus uses spare wires in place of defective wires and/or the apparatus uses spare computation elements in place of defective computation elements so that an operational system may be created in spite of the occurrence of numerous manufacturing or lifetime faults. The excess wires are utilized as data input and output lines and as such each data line is associated with a bidirectional buffer/receiver (B/R). The bidirectional B/R's are capable of transmitting data in either direction as from an input terminal to an output terminal or vice versa. Each data line is connected to a bidirectional multiplexing device which has a control input. Control logic means has dynamically stored therein the assignment of each significant wire and each computation element. Only unreliable wires as between integrated circuits are switchable. The control logic selects operational elements as well as operational data lines and hence uses the spare data lines to make connections between the redundant…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.