On-line, limited mode, built-in fault detection/isolation system for state machines and combinational logic
US4727548A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Sep 8, 1986 |
| Grant date | Feb 23, 1988 |
| Priority date | — |
| Expiry date | Sep 8, 2006 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/2215
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A mechanism for the testing of digital signal processing circuitry (state machines and combinational logic) is built-in and continuously on-line with the system being tested. The operation of the signal processing architecture is monitored dynamically, namely across state transitions, employing a parity prediction operator which predicts the parity that should be produced by combining the contents of selected inputs and outputs of the architecture prior to and subsequent to a signal processing transition. If, due to a single bit failure, the predicted parity is not achieved, the output of an error detector will indicate a state other than that corresponding to the predicted parity and thereby report an error. To ensure accurate operation of the error reporting mechanism, the error signal is modulated by a clock signal the frequency of which is relatively low compared with the system clock that controls state transitions. The detection of interconnect wiring faults (e.g. among state machines) is accomplished by executing an exclusive-OR modulation of the digital signals with a prescribed clock signal the frequency of which is lower than the highest signal level transition rate expec…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.