System for simultaneous transmission of data blocks or vectors between a memory and one or a number of data-processing units
US4731724A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 20, 1985 |
| Grant date | Mar 15, 1988 |
| Priority date | — |
| Expiry date | Nov 20, 2005 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0207
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system for simultaneous transmission of data blocks or vectors between a memory and one or a number of data-processing units having a memory which is subdivided into a whole number N of logic arrays of n physical arrays of q memory locations. An interconnection network controlled by a control logic device establishes the connections between the logic arrays of the memory and the data-processing units. Addressing devices controlled respectively by a data-processing unit have the function of addressing the memory locations to which each data-processing unit requests access. The control logic device has logic for establishing a connection between each requesting unit and the logic array containing the address of the start of the vector or data block to be transferred and control means for successively switching the requesting unit to the following logic arrays at the end of each data transfer between a logic array of the memory and the requesting data-processing unit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.