Integrated injection logic output circuit
US4740720A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Apr 20, 1987 |
| Grant date | Apr 26, 1988 |
| Priority date | — |
| Expiry date | Apr 20, 2007 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/00376
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An I.sup.2 L output circuit is described for supplying current (I.sub.D ') to an output node (8) of a plurality of I.sup.2 L blocks (7) in order to ascertain the logic condition at the output node. The output circuit includes a standard I.sup.2 L gate (11) with an input connection (12) to the semiconductor region comprising both the lateral injector transistor collector electrode and the vertical switching transistor base electrode, and an output connection (13) from the semiconductor region comprising one of the collectors electrodes of the switching transistor. The gate output being used to control two identical current sources (T.sub.11, T.sub.12) one of which (T.sub.11) supplies current to the input of a simple current mirror (T.sub.13, T.sub.14) having its output connected to the gate input. The other current source (T.sub.12) being connected to the output node of the logic blocks. The provision of a current feedback loop around the I.sup.2 L gate in this way ensures that, upon stabilization, the current (I.sub.D ') from the current source into the output node is very close in value to the internal injector current (I.sub.J) of the I.sup.2 L gate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.