Memory alignment system and method
US4750154A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 10, 1984 |
| Grant date | Jun 7, 1988 |
| Priority date | — |
| Expiry date | Jul 10, 2004 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/4234
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory alignment system and method are disclosed having a memory bus designed to accommodate more than one write instruction at a time and where data from different write instructions are merged together when the writes are destined for alignable locations in memory. In one embodiment, a write buffer and a comparator are configured to compare successive instructions for alignable destination addresses. In another embodiment, a content associative buffer is employed to compare the address of a write instruction with the addresses of all other stored write instructions. A variable scheduler to control the unloading of the buffer is also disclosed as is an apparatus for merging data read from memory with data awaiting transmission to memory to obtain the most up-to-date version.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.