Digital binary array multipliers using inverting full adders
US4768161A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 14, 1986 |
| Grant date | Aug 30, 1988 |
| Priority date | — |
| Expiry date | Nov 14, 2006 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2207/3876
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Digital binary multipliers are provided which include first and second inverting full adders, each having first, second and third input terminals and first and second output terminals, the first output terminal of the first adder being connected to the first input terminal of the second adder with the first, second and third input terminals and the first and second output terminals of the second adder having a relationship with respect to the input and output terminals of the first adder such that corresponding input and output terminals have opposite signal polarities or complementary terminals, i.e., when one of these input or output terminals of the first adder has a true polarity signal, its corresponding input or output terminal of the second adder has a complemented polarity signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.