High speed multiplier
US4769780A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Feb 10, 1986 |
| Grant date | Sep 6, 1988 |
| Priority date | — |
| Expiry date | Feb 10, 2006 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2207/3844
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A high speed multiplier includes a logic circuit for performing multiplication a multiplicand stored in a first resister and a multiplier stored in a second register, which includes means connected to the second register for selectively gating a selected portion of a multiplier stored in the second register to a recoding means; shift gate means connected to outputs of the first register and controlled by outputs of the recoding means to gate selected groups of multiples of the multiplicand to an adder means for adding a group of multiples of the multiplicand under the control of the control signals; means for accumulating successive intermediate products generated by the adder means; spill adder means, connected to the means for accumulating, for generating a low order portion of a final result of the multiply; storage means for storing the low order portion of the final result; means for generating a high order portion of the final result from outputs of the means for accumulating; and means for storing the high order portion of the final result, wherein the multiplier operates at a rate double the system clock frequency on a 10 bit wide data path on each such double frequency cyc…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.