Logic simulation system
US4775950A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 31, 1985 |
| Grant date | Oct 4, 1988 |
| Priority date | — |
| Expiry date | Oct 31, 2005 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/33
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A simulation method and a computer therefor, i.e., a simulator, for simulating operation of a circuit employing logic gates. The simulation method is to be called the event drive method, in which the output processing is executed only when an input to cause output changes and the output level and the start and finish time for the level are sent out. Hence the number of packets of data flowing for simulation can be minimized and also the number of times of data processing is reduced. This system is applied to each component in a logic circuit, whereby the parallel execution of processing as to the parallel components is possible so as to devise the simulation at a higher speed.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.