Programming circuit for programmable logic array I/O cell
US4783606A · kind A · utility
Inventor
Key dates
| Filing date | Apr 14, 1987 |
| Grant date | Nov 8, 1988 |
| Priority date | — |
| Expiry date | Apr 14, 2007 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/1776
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An improved architecture for programming an output cell (macro cell) in a PLD. The memory cells for the macro cell are stored in the main array itself. Upon power-up, a power-on sense circuit senses the presence of power and enables an architecture portion of the main array while disabling the rest of the main array. The power-on sense signal also enables a path from the output of the array to the macro cell elements to be programmed. When the power-on sense signal is removed a short time after power-up, this path is blocked so that the array outputs continue on their normal path and the architecture portion of the array is disabled while the rest of the array is enabled for normal operation.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.