Memory address generator with device address type specifier
US4799187A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 30, 1987 |
| Grant date | Jan 17, 1989 |
| Priority date | — |
| Expiry date | Jul 30, 2007 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0692
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Address generating apparatus for use in a computer system which includes a bus processor, a memory requiring 24-bit addresses, and a plurality of I/O processors, some of which generates 22-bit addresses and others of which generate 24-bit addresses on a system bus connecting them with the memory. The apparatus provides a 2-bit prefix to the address on the system bus when the address on the bus comes from a 22-bit device. The 22-bit devices are specified by a mask register and the prefixes by a set of prefix registers, one for each of the devices. When bus grant logic in the computer system determines which of the devices is to have control of the system bus, logic in the address generating apparatus determines from the mask register whether the device which is to receive control requires a prefix. If it does, the address generating apparatus outputs the device's prefix to the system bus's two most significant address lines at the same time as the device outputs a 22-bit address to the remaining address lines. The mask register and the prefix register are loadable from the bus processor by means of a bus which is independent of the system bus. On system initialization, the bus proce…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.