Quadruply extended time multiplexed information bus for reducing the `pin out` configuration of a semiconductor chip package
US4811202A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 1, 1981 |
| Grant date | Mar 7, 1989 |
| Priority date | — |
| Expiry date | Oct 1, 2001 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/4243
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A digital processor system includes a processor, a memory and a memory interface between the processor and the memory. The memory stores data in one bit format but addresses the data in a second bit format. The interface to the memory includes a controller that is responsive to the processor, an information bus for the transfer of addresses and data and two registers to store addresses for the memory. These registers in the interface are responsive to the processor through the interface controls in order to allow the processor to increment or decrement the memory addresses or load new memory addresses from the information bus. These registers are then connected to a switch which is in turn responsive to the processor through the interface control in order that the processor can determine which register is to provide the address to the memory.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.