Structured design method for high density standard cell and macrocell layout of VLSI chips
US4815003A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 19, 1987 |
| Grant date | Mar 21, 1989 |
| Priority date | — |
| Expiry date | Jun 19, 2007 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/394
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A chip layout system lays out chips including adjustable-shaped domains of standard cells and fixed-size macrocells. The system orders those standard cells which have interconnections into binary pairs or groupings of two. The binary pairs are grouped in higher and higher order groupings based upon evaluations of the area of the grouping and the sum of the lengths of the interconnections. All possible permutations of placement configuration including some rotations of various elements are further evaluated and the final placement is established on the basis of a minimum area, minimum interconnect length criterion. During the processing, the aspect ratios of the various domains and grouping of domains are adjusted to optimize their placement on the chip surface.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.