Virtual machine system with address translation buffer for holding host and plural guest entries
US4816991A · kind A · utility
97Cited by
5References
2Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Mar 16, 1987 |
| Grant date | Mar 28, 1989 |
| Priority date | — |
| Expiry date | Mar 16, 2007 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/1036
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An address translation buffer in a virtual machine system is so arranged as to include a state descriptor address field for holding an address of a main memory at which a guest virtual machine state descriptor is located and which is designated by a guest virtual machine execution start instruction in addition to a pair of addresses for address translation. With this arrangement, the guest virtual machine associated with the paired addressed for address translation can be identified, while address translation information for a plurality of guest virtual machines can be simultaneously held in an address translation buffer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.