Memory allocation for multiple processors
US4827406A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Apr 1, 1987 |
| Grant date | May 2, 1989 |
| Priority date | — |
| Expiry date | Apr 1, 2007 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0284
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A plurality of processors or intelligent controllers separately utilize discrete pages of a large memory. Within each of these pages a processor can address a plurality of subdivisions or blocks utilizing the processors' address lines. Thus, separate processors having access to this memory and having a limited addressing capability can utilize a plurality of different pages of this memory, within an identical address range, and nevertheless remain confined to separate memory environments established for each of the separate processors. This is accomplished by use of a hardware register to point the separate processors to their assigned pages of the memory and a stored translate table to point to particular blocks of memory within the pages in accordance with a portion of an address generated by the processor accessing the memory.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.