Method of monitoring an error correction of a plurality of computer apparatus units of a multi-computer system

US4853932A · kind A · utility

Assignee

• Robert Bosch GmbH · DE

Inventors

• Werner Nitschke · Ditzingen, DE
• Hugo Weller · Oberriexingen, DE
• Wolfgang Drobny · Heilbronn, DE
• Peter Taufer · Renningen, DE

Key dates

• Filing date: Oct 9, 1987
• Grant date: Aug 1, 1989
• Expiry date: Oct 9, 2007

Classification

• Technology area (CPC G): Physics
• CPC primary: G06F11/14
• WIPO field: Computer technology
• WIPO sector: Electrical engineering

Abstract

To permit rapid checking of possible malfunctions or erroneous computations in data processing cycles, in which a plurality of computer units carry out processing of data, especially to supervise and control safety apparatus, each one of the units generate intermediate information data at predetermined time intervals, which intermediate information data are transmitted to each one of the other units. The so-received intermediate information data are buffer-stored and compared in all the units with locally generated check data. If the comparison indicates coincidence, computation is continued through subsequent processing cycles; if an error is detected, at least that computer unit which processes the data erroneously is reset to repeat at least the preceding computation cycle, and the unit which detected the error is placed into a "set-and-hold" mode. The intermediate information data may be derived, for example, in form of a quotient of a beginning and terminal address; additionally, the time of arrival of the intermediate information data can be checked against a time marker, thereby detecting and providing for correction of both computation as well as timing errors.