Monolithic semi-custom IC having standard LSI sections and coupling gate array sections
US4872111A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 18, 1988 |
| Grant date | Oct 3, 1989 |
| Priority date | — |
| Expiry date | Aug 18, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3824
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In a data processing system including a pipelined instruction execution unit and a pipelined high speed cache, a storage queue consisting of a set of FIFO registers and associated support logic handles transfer of data from the pipeline instruction execution unit to the high speed cache. When a store request flow from the instruction execution pipeline is forwarded to the high speed cache, instead of placing the data directly into the high speed cache, the starting address, length of store and data to be stored are placed into one of the store queue registers. The instruction execution unit sees the store request as completed and continues processing even though data has not been physically placed in the high speed cache. The write to the high speed cache is finished in the background at a later time during an unused storage pipeline cycle in the high speed cache.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.