Scientific processor vector file organization
US4875161A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Nov 14, 1988 |
| Grant date | Oct 17, 1989 |
| Priority date | — |
| Expiry date | Nov 14, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F15/8061
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A vector file organization for a multiple pipelined vector processor with data transfer capability to support multiple program execution pipelines. Multiple pipelines can simultaneously access various blocks of the vector file through segmenting the file storage and by addressing the various elements of the segments. Vector files of programmable registers each have storage for sixty-four elements of 36-bit words or thirty-two elements of 64-bit words. Six independent execution pipelines in combination can programmably access the vector files for either read operands or write operands or both. Each vector file has N independent blocks, each using a RAM with read output to the pipelines, an address register and a write data register. Each block holds interspersed word pairs of words of each vector file. Primary and secondary vector files are equal in capability and allow reading pairs of elements, as required by arithmetic instructions. Shadow storage similarly arranged and addressed provides storage for intermediate result vectors. A time slot management mechanism uses N registers connected in serial loop, to allocate and reserve access to the vector files by the execution pipe for …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.