DV/DT of power MOSFETS
US4881106A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 23, 1988 |
| Grant date | Nov 14, 1989 |
| Priority date | — |
| Expiry date | May 23, 2008 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D64/516
Abstract
A power MOSFET, such as an n-channel MOSFET, is structured to increase the permissible maximum rate of change in voltage during reverse recovery by reducing or eliminating the well containing the active region under the gate bond pad, or any pad which must be isolated from the source metallization, and by providing a polysilicon sheet between the pad area and the substrate. In an n-channel MOSFET where the gate pad is to be protected, the well is a p-well and the active region is the p-region within the well. The p-region under the gate bond pad is reduced to a strip or ring corresponding to the proximity of the gate and the margin of the p-well surrounding the gate pad area. The polysilicon sheet is insulated from the gate pad by a dielectric layer and is held at the potential of the source by connection with the source metallization. The gate oxide area may extend only partially under the polysilicon sheet seperating the gate pad and the n-type substrate (or n-type epitaxial layer), while the remainder of the polysilicon sheet covers a region of field oxide.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.