Phase correcting DPSK/PSK receiver with digitally stored phase correction derived from received data
US4888793A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 6, 1988 |
| Grant date | Dec 19, 1989 |
| Priority date | — |
| Expiry date | May 6, 2008 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L2027/0024
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A received phases modulated signal includes a plurality of information bits preceeded by three preamble bits. At periodic time intervals, approximately equal to one bit period, the receiver samples the signal and determines the phase angle of each bit at the sampling time. For the preamble bits, the receiver computes the phase error between the first and second preamble bits (A.sub.y -A.sub.x) and the phase error between the second and third preamble bits (A.sub.z -A.sub.y). An overall phase error (PE) is computed by taking the average of these two phase errors. To demodulate a DPSK signal, the average phase error (PE) is added to the phase angle (A.sub.i) of the present information bit. This adjusted phase angle (A.sub.i ') is then compared to the phase angle of the previous bit (A.sub.i -1) to demodulate the signal. To demodulate a PSK signal, the average phase error (PE) multiplied by D is added to the phase angle of the present information bit. This adjusted phase angle (A.sub.i ') is compared to the phase angle (A.sub.r) of a reference bit to demodulate the signal. D is the "distance"; i.e., the number of bits between the present information bit and reference bit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.