Method for physical VLSI-chip design

US4890238A · kind A · utility

Assignee

• International Business Machines Corporation · US

Inventors

• Klaus Klein · Rheinstetten, DE
• Kurt Pollmann · Altdorf, DE
• Helmut Schettler · Waldenbuch, DE
• Uwe Schulz · Neunkirchen, DE
• Otto Wagner · Edenkoben, DE
• Rainer Zuehlke

Key dates

• Filing date: Dec 15, 1987
• Grant date: Dec 26, 1989
• Expiry date: Dec 15, 2007

Classification

• Technology area (CPC G): Physics
• CPC primary: G06F30/392
• WIPO field: Computer technology
• WIPO sector: Electrical engineering

Abstract

For the physical design of a very large scale integration (VSLI) chip, a method is provided to implement a high density master image that contains logic and RAMs. In a hierarchical top-down design methodology, the circuitry to be contained on the chip is logically divided into partitions that are manageable by the present automatic design systems and programs. Global wiring connection lines are from the beginning included into the design of the different individual partitions and treated there in the same way as circuits in that area. Thus, the different partitions are designed in parallel. A floor plan is established that gives the different partitions a shape in such a way that they fit together without leaving any space between the different individual partitions. The chip need no extra space for global wiring and the partitions are immediately attached to each other. The master image described is very flexible with respect to logic, RAM, ROM and other macros, and it offers some of the advantages of semicustom gate arrays and custom macro design. The thus designed chip shows no global wiring avenues between the partitions and has partitions of different porosity.