Direct hardware error identification method and apparatus for error recovery in pipelined processing areas of a computer system
US4924466A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 30, 1988 |
| Grant date | May 8, 1990 |
| Priority date | — |
| Expiry date | Jun 30, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1402
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computer system having trace arrays and registers that provide error tracing that permits retry of operations in a pipelined, multiprocessing environment after the operations have been allowed to quiesce. The trace arrays in each retry domain include one master trace array. The master arrays store an event trace identification code, a cross reference event trace indentification code, an error flag, and a cross reference bit. The trace arrays provide a record of the events occurring between the occurrence of an error and the completion of quiescence, when retry can be attemped. Error registers are used to record events in which errors occur during quiescence, where trace arrays cannot be implemented.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.