Multiple channel data acquisition system
US4928246A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 21, 1988 |
| Grant date | May 22, 1990 |
| Priority date | — |
| Expiry date | Oct 21, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01D1/00
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A multiple channel data acquisition system for the transfer of large amounts of data from a multiplicity of data channels has a plurality of modules which operate in parallel to convert analog signals to digital data and transfer that data to a communications host via a FASTBUS. Each module has a plurality of submodules which include a front end buffer (FEB) connected to input circuitry having an analog to digital converter with cache memory for each of a plurality of channels. The submodules are interfaced with the FASTBUS via a FASTBUS coupler which controls a module bus and a module memory. The system is triggered to effect rapid parallel data samplings which are stored to the cache memories. The cache memories are uploaded to the FEBs during which zero suppression occurs. The data in the FEBs is reformatted and compressed by a local processor during transfer to the module memory. The FASTBUS coupler is used by the communications host to upload the compressed and formatted data from the module memory. The local processor executes programs which are downloaded to the module memory through the FASTBUS coupler.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.