System for bumpless changeover between active units and backup units by establishing rollback points and logging write and read operations
US4941087A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Sep 18, 1987 |
| Grant date | Jul 10, 1990 |
| Priority date | — |
| Expiry date | Sep 18, 2007 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/2028
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The central unit of a computer equipment has a processor and a memory as well as redundant units as backup units for the processor and/or the memory. Further, there are members for changeover from an active unit to a corresponding backup unit in the event of a fault in the active unit. The central unit has interrupt routines and carries out write and read operations against the peripheral units of the equipment. A bumpless changeover from an active unit to a backup unit is obtained by establishing rollback points (P.sub.0 -P.sub.4) in the program execution by storing the processor state and the memory content in at least all hardware initiated interrupt routines; by logging all operations against the peripheral units after each rollback point; by returning the program execution, after a changeover (at P.sub.f) to a backup unit, to the last established rollback point (P.sub.1); and by thereafter resuming the execution without performing any operations against the peripheral units, whereby instead the result of read operations is fetched from the log and write operations are skipped, until all the logged operations have been repeated; and by thereafter continuing the execution while …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.