Memory configuration for unsynchronized input and output data streams
US4951143A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 24, 1989 |
| Grant date | Aug 21, 1990 |
| Priority date | — |
| Expiry date | May 24, 2009 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N5/0736
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
Circuitry is disclosed for regenerating a digital output stream referenced to an output timing signal from a digital input stream referenced to an input timing signal wherein the input and output timing signals are typically unsynchronized. Both the digital input stream and a delayed version of the input stream alternately serve as inputs to a dual-port memory. The output port of the memory emits the output stream under control of the output timing signal. Whenever the output stream is being transferred from the dual-port memory to an output buffer, the storing of data through the input port of the memory is temporarily suspended. In order to ensure that no input data is lost, the delayed input stream is presented to the memory after interrupt of the memory by the output timing signal. Prior to the interruption, the input port receives its input directly from the input stream. The delay interval is chosen to be commensurate with the output timing signal to preserve data input into the memory.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.