Analog switch with minimized noise ascribable to gate capacitance
US4962413A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 9, 1988 |
| Grant date | Oct 9, 1990 |
| Priority date | — |
| Expiry date | Aug 9, 2008 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D84/85
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An analog switch includes n-channel and p-channel MOSFETs formed in a surface of a semiconductor substrate. Each of the n-channel and p-channel MOSFETs has first, second and third diffused regions which are formed in the semiconductor surface with the width thereof substantially equal to each other. The first and third diffused regions are spaced from the second diffused region to form first and second channel regions, respectively. Each of the n-channel and p-channel MOSFETs has first and second gate electrodes which are interconnected in common to each other and placed on respective gate insulating layers overlaying the first and second channel regions, respectively. The first gate electrode has an end portion extending over part of the second diffused region by a predetermined length, while the second gate electrode has an end portion extending over another part, opposite to the earlier-mentioned part, of the second diffused region by a predetermined length. A sample and hold circuit including the analog switch is also provided.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.