Data communication bypass apparatus and method
US4964095A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 12, 1989 |
| Grant date | Oct 16, 1990 |
| Priority date | — |
| Expiry date | May 12, 2009 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J2203/006
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A low speed channel bypass apparatus is described for reprovisioning the time slot multiplexer associated with an add/drop multiplexer so as to insure that particular low speed channel(s) within a high speed channel are passed through the add/drop multiplexer via the time slot multiplexer when the operation of an associated network controller is determined to be faulty. The low speed channel bypass apparatus is particularly directed for use with a high speed channel conforming to the synchronous optical network communication standard (SONET). A watchdog timer is used to monitor the performance of the network controller. The watchdog timer when timed out not only prevents further operation of the network controller, but instructs an associated reprovisioning apparatus to instruct the time slot multiplexer to connect through selected channel(s) from the east high speed interface to the west high speed interface.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.