Serial testing technique for embedded memories
US4969148A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 7, 1989 |
| Grant date | Nov 6, 1990 |
| Priority date | — |
| Expiry date | Mar 7, 2009 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/16
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A testing circuit interfaces serially with the data path of an embedded memory circuit formed from at least one memory unit having separated data input and output lines and tandem addressing. Part of the testing circuit is a series of two-input multiplexer units which are adapted to be embedded on the same chip as the memory circuit. The outputs of the multiplexer units connect to a respective one of the data input lines of the memory circuit. Excepting the first bit position, a first input of each multiplexer unit is adapted to connect to the data output line of the adjacent bit position in the memory circuit. The second inputs of the multiplexer units are adapted to connect to the data bus of the chip. A further part of the testing circuit is a finite state machine which is adapted to connect to the first input of the multiplexer unit at the first bit position and to the data output line at the least bit position. During testing, the finite state machine actuates the multiplexer units to connect the first bits, and for each address outputs a series of test bits, shifts those bits through the addressed word by a series of read and write operations, and examines those bit after the…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.