VBB-feedback threshold compensation
US4970413A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 28, 1987 |
| Grant date | Nov 13, 1990 |
| Priority date | — |
| Expiry date | Oct 28, 2007 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/018535
- WIPO fieldControl
- WIPO sectorInstruments
Abstract
A V.sub.BB input threshold potential with feedback circuitry is used to stabilize all of the logic inputs on an GaAs IC to ECL compatible levels over a normal temperature range and normal power supply variations. The system called "V.sub.BB -Feedback" uses "zero translation delay" direct Capacitor Diode Fet Logic (CDFL) inputs. This is an extension of the CDFL circuit approach in which the voltage across the input level shift circuitry on all inputs is adjusted to maintain a threshold voltage equal to the dc potential on an "extra" V.sub.BB input in spite of variations of temperature, power supply voltages or processing parameters such as MESFET pinchoff voltage. A dc potential (V.sub.BB) is applied to the "extra" V.sub.BB input, which is an additional input that is essentially identical to the actual logic inputs. All of the logic input threshold voltages are then slaved to the V.sub.BB dc potential applied to the "extra" V.sub.BB input. ECL compatability is accomplished by combining a reasonably compliant, but uniform, CDFL voltage shifter with feedback circuitry to maintain the shift voltages at proper levels thereby achieving the desired input logic threshold.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.