Mechanism for lock-up free cache operation with a remote address translation unit
US4970643A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 10, 1988 |
| Grant date | Nov 13, 1990 |
| Priority date | — |
| Expiry date | May 10, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/1063
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
It is known to use a miss information holding register in a cache memory organization to store the details of a CPU load request on a cache miss so that the cache may accept subsequent requests pending the receipt of data in respect of the first request. In the subject invention, this organization is modified for use with a virtual addressable cache memory by incrementing a counter which overflows to free the miss information holding register with each untranslatable response signal from the address translation unit relating to the request stored in the miss information holding register. The modified organization also clears the used bit associated with the location in the cache tag memory to which the tag addresses of the request has been stored upon receipt of the first untranslatable response signal from the address translation unit in respect of the request.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.