Parallel architecture for high speed flag detection and packet identification
US4974223A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 18, 1989 |
| Grant date | Nov 27, 1990 |
| Priority date | — |
| Expiry date | Sep 18, 2009 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L69/324
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
The present invention identifies boundaries of data packets within a serial data stream and transfers data belonging to these packets to an external device for processing or storage. Identification is accomplished at relatively high speed by parallel processing techniques using a state machine. Data may be transmitted through separate channels to a multiple channel link. This link selects one channel at a time for a predetermined period of time, and allows the data stream from the selected channel to be transmitted to the flag detector. Some of the bits in the digital data stream may be part of a flag. The flag detector generates a value corresponding to the number of bits which may correspond to a portion of a flag in the data that has entered the flag detector. Additional data from the digital data stream entering the flag detector may include the remaining bits of the flag. If so, then the detector indicates that a flag has been found. Based on the location of a flag, boundaries may be determined for data in a packet.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.