Method and apparatus for the optimization of thyristor power supply transport time delay
US4982145A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Sep 8, 1989 |
| Grant date | Jan 1, 1991 |
| Priority date | — |
| Expiry date | Sep 8, 2009 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02P80/10
- WIPO fieldElectrical machinery, apparatus, energy
- WIPO sectorElectrical engineering
Abstract
A digital current control arrangement for optimizing the transport time delay of a thyristor power supply used as a source of armature current for a DC motor utilizes a coarse gate angle interrupt subroutine to perform a preliminary calculation of the gate firing angle for the next thyristor to be fired. The coarse gate angle calculation is performed at a predetermined time following the firing of a previous thyristor. A finite gate angle interrupt subroutine is also provided for recalculating the gate firing angle at a second predetermined time just prior to the firing of the thyristor. The finite and coarse gate angle interrupt subroutines both perform their respective calculations using the common parameters. A flag passing arrangement is also included in the current control arrangement and is effective to insure that the finite gate firing angle is the preferred calculation used in the firing of the next thyristor.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.