Semiconductor memory device
US4984207A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 5, 1990 |
| Grant date | Jan 8, 1991 |
| Priority date | — |
| Expiry date | Mar 5, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/062
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A sense amplifier in a semiconductor memory device comprising a differential pair of bipolar transistors whose bases are supplied with read signals appearing on a pair of common data lines pulled up to the side of a positive power source potential, a regulated current circuit which causes a constant current to flow from the common emitters of the pair of bipolar transistors, as well as regulated current circuits which bias the respective bases of the pair of bipolar transistors to the side of a negative power source potential, and a control circuit which switches and controls the respective regulated current circuits in accordance with the select state of the sense amplifier, and also comprising saturation preventive circuits which cause minute currents to flow from the respective bases of the pair of bipolar transistors toward the negative power source potential, so that the bipolar transistors are avoided from falling into saturated states when the regulated current circuits are turned "off," thereby making it possible to reduce the average power consumption of the memory device without delaying the operating speed thereof.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.