Input protection circuit for semiconductor integrated circuit device
US4994874A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 24, 1989 |
| Grant date | Feb 19, 1991 |
| Priority date | — |
| Expiry date | Oct 24, 2009 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D89/711
Abstract
First to third N.sup.+ -type impurity regions are formed separately from one another by a preset distance in the surface area of a P-type semiconductor substrate or a P-well region formed in an N-type semiconductor substrate. The first impurity region is connected to a power source and the second impurity region is connected to a ground terminal. The third impurity region formed between the first and second impurity regions is connected to one end of an input protection resistor which is connected at the other end to a signal input pad. The first impurity region, the third impurity region and that portion of the P-type semiconductor substrate or P-well region which lies between the first and third impurity regions constitute a first bipolar transistor for input protection and the second impurity region, the third impurity region and that portion of the P-type semiconductor substrate or P-well region which lies between the second and third impurity regions constitute a second bipolar transistor for input protection. The resistor and the first and second bipolar transistors constitute an input protection circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.