Pipeline-type serial multiplier circuit
US4994997A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 16, 1988 |
| Grant date | Feb 19, 1991 |
| Priority date | — |
| Expiry date | Sep 16, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2207/3884
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A pipeline-type serial multiplier having a cellular structure, each cell comprising an adder which operates on 3 one-bit data x, y, c and which determines the result v modulo 2 and the carry c.sub.o of the addition of x, y, and c. Each adder simultaneously determines a data c.sub.1 which is the modulo 2 result of the addition of x, y, c.sub.o. This enables the exact final result of a multiplication of a data A of n bits by a data B of p bits to be obtained in two successive segments: a segment L which is formed by the p bits of lowest digital weight and a segment H which is formed by the n bits of the highest weight. The output rate is F/n, where F is the clock frequency. The multiplier circuits can be cascaded under the control of an external signal. They can also be connected in parallel in order to add the results of two multiplications.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.