Edge triggered D-type flip-flop scan latch cell with recirculation capability
US5003204A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 19, 1989 |
| Grant date | Mar 26, 1991 |
| Priority date | — |
| Expiry date | Dec 19, 2009 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K3/037
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A synchronous latch device macrocell which includes an input gate section and a scannable latch section. Both sections are directly connected together to provide a non-inverting path for input data signals thereby eliminating the need for internal inverting buffer circuits. The non-inverting output of the latch section connects to an output pin and provides a signal representation of the state of the latch device. The output pin is externally connected through a conductor wire to either one of a pair of complementary data input pins of the input gate section. The connection made is selected as a function of which data input pin connection provides the faster loading of the latch device as viewed from the source of the signal applied to the load control pin of the input gate section.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.