Integrated CPU and DMA with shared executing unit
US5005121A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 20, 1989 |
| Grant date | Apr 2, 1991 |
| Priority date | — |
| Expiry date | Mar 20, 2009 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/285
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A data processor controller for a microprogramming system is constructed with a single operation execution unit serving both a microprocessor and a peripheral device such as a direct memory access controller. In addition to the single operation execution unit, the controller includes a micro-memory which stores micro-instructions for controlling both the microprocessor and the peripheral device, and address registers, multiplexers and decoders integrated into a single device. Different ROM address registers in the controller are separately assigned to provide an address decoder with addresses of selected memory locations in the micro-memory containing the micro-instructions for the microprocessor and the peripheral device, thereby enabling the controller, through multiplexing between the address registers, to use the arithmetic execution unit, counter and bus interface of the single operation exeuction unit on a time sharing basis, for controlling the functions of both the microprocessor and the peripheral device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.