Interleaved arbitration scheme for interfacing parallel and serial ports to a parallel system port
US5005151A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 13, 1988 |
| Grant date | Apr 2, 1991 |
| Priority date | — |
| Expiry date | May 13, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/372
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An arbitration circuit (10) is provided for selecting between a serial port (19) and a parallel port (21) for interface with a system port (17) having a system data bus (14) and a system address bus (16). A RAM (12) is supported by the buses (14) and (16). The arbiter (10) is operable to store a count value in an arbitration byte (38) which is addressable by the parallel port (21). The serial port (19) is operable to transfer data through a serial/parallel converter (30) to the system data bus (14) and system address bus (16) during a serial port access window. The parallel port (21) is allowed to access the system data bus and address bus at all other times. A count value indicating the duration of time before occurrence of the access window is stored in the arbitration byte (38) and is accessible by the parallel port and a parallel CPU (24) to determine when address and data information can be transmitted to the arbiter (10) for transfer to RAM (12). This provides an interleaved operation whereby the parallel port (21) can access the system during collection of data in the serial/parallel converter (30).
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.