Write pulse signal generating circuit for a semiconductor memory device
US5027323A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 9, 1989 |
| Grant date | Jun 25, 1991 |
| Priority date | — |
| Expiry date | Jan 9, 2009 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/22
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A semiconductor integrated circuit device includes a pulse width expander circuit for expanding the pulse width of a pulse signal of the ECL (emitter coupled logic) level that has a very narrow pulse width, a level conversion circuit for converting the output signal of the ECL level of the pulse width expander circuit into a CMOS (complementary metal oxide semiconductor) level, and an internal circuit that is so connected as to receive the output signal of the level conversion circuit. In other words, the pulse signal having a narrow pulse width is expanded to have a pulse width which is sufficient for the level conversion circuit prior to performing the level conversion operation. Therefore, the level of the pulse signals having narrow pulse widths is stably converted.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.