Information processing system with instruction address saving function corresponding to priority levels of interruption information
US5032980A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 7, 1988 |
| Grant date | Jul 16, 1991 |
| Priority date | — |
| Expiry date | Sep 7, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/462
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A level machine information system is provided with an instruction register for storing an address of an instruction read out from an instruction memory, an instruction decoder for producing control signals complying with the instruction read out, a calculator for producing a new address of an instruction to be executed next on the basis of the address outputted from the instruction register, an instruction length code supplied from the decoder as the control signals, a plurality of first registers for saying the address outputted from the instruction register, a plurality of second registers for saving the new address, a controller and a selector for supplying the instruction register with the new address, the saved new address and fixed addresses each indicating the head of interruption programs in the instruction memory. The first and second registers correspond to all but the highest interruption priority level. Upon an acknowledged interruption request, the controller controls the first and second registers and selector to save the new address of the calculator and the old address of the instruction register in one of the first and second registers corresponding to the priorit…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.