Programmable logic array with reduced power consumption
US5033017A · kind A · utility
Assignees
Inventors
Key dates
| Filing date | Apr 6, 1989 |
| Grant date | Jul 16, 1991 |
| Priority date | — |
| Expiry date | Apr 6, 2009 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/1772
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A programmable logic array includes a programmable logic array being precharged and discharged in synchronism with a clock signal supplied thereto and outputting an operation result with respect to input data supplied thereto. The programmable logic array also includes a circuit connected to the programmable logic array, for holding the programmable logic array in a precharged state by setting the clock signal to a fixed level when the programmable logic array is not selected and for switching the programmable logic array to a discharged state by supplying the clock signal the programmable logic array when the programmable logic array is selected, so that the programmable logic array is discharged on the basis of the contents of the input data when selected.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.