Method and circuit apparatus for data word error detection and correction
US5038350A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Nov 3, 1989 |
| Grant date | Aug 6, 1991 |
| Priority date | — |
| Expiry date | Nov 3, 2009 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M13/29
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
In the detection and correction of errors in the decoding of data words of a series of data word blocks each provided with check words in accordance with a Reed-Solomon code the results of the necessary calculations are precomputed and stored in permanent memory addressable by the corresponding values of syndromes and position designating numbers. In the real time correction of detection errors the predetermined correction result is obtained from the ROM in response to the generated addresses and is then exclusive-OR correlated with the corresponding data words which have been delayed by one block interval in order to correct a correctable error. The amount of ROM storage can be reduced by the use of two ROMs and several registers. Error flags for uncorrectable errors are also passed on to succeeding circuits.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.