Burst error correction apparatus
US5050171A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Nov 13, 1989 |
| Grant date | Sep 17, 1991 |
| Priority date | — |
| Expiry date | Nov 13, 2009 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11B20/1423
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A burst error correction apparatus suitable for correcting burst error due to a bit slip in a self-clocking signal containing resync codes at predetermined intervals, e.g., a self-clocking signal read out from a digital recording medium before the signal is demodulated. This apparatus has a shift register for receiving the self-clocking signal in series; a detector for detecting, an inhibited pattern which has not existed in the self-clocking signal in response to parallel outputs from a section in the vicinity of the entrance of the shift register; and a controller for shifting, by respectively controlling clocks applied to the shift register and a rear stage of the same, data appearing from a position in the vicinity of the inhibited code between adjacent resync codes to the subsequent one of these resync codes in accordance with the direction and the number of bits based on a detection signal from the detection means. The apparatus enables data reading with improved accuracy even in a system inferior in accuracy by correcting burst error due to a bit slip in a self-clocking signal containing resync codes at predetermined intervals before this signal is demodulated, and also enab…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.