Four-way associative cache with DLAT and separately addressable arrays used for updating certain bits without reading them out first
US5060136A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 6, 1989 |
| Grant date | Oct 22, 1991 |
| Priority date | — |
| Expiry date | Jan 6, 2009 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/123
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A cache storage system is disclosed which has a high speed buffer (cache), a directory-look-aside-table, and apparatus for maintaining binary coded information signifying the order of use of various sections of the cache. A separately addressable and controllable storage array is provided for each bit position of the binary code so that updating of a code is accomplished by selectively writing certain but not all of the bits in the arrays storing said bits to be updated. This avoids the need to read all bits from an array, change the appropriate bits, then write all bits back into the array. Bits signifying the changed or unchanged state of data in said various sections of the cache are also stored in separately addressable arrays to permit updating of their value merely by selectively writing to the appropriate array.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.