Advance polling bus arbiter for use in multiple bus system
US5081576A · kind A · utility
25Cited by
7References
1Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Mar 24, 1988 |
| Grant date | Jan 14, 1992 |
| Priority date | — |
| Expiry date | Mar 24, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/366
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An advance polling bus arbiter includes a priority selector for selecting during a polling cycle a highest priority source system unit which is seeking access to a system bus. Bus grant logic sends the highest priority source system a bus grant signal which indicates that the selected system unit can make a transfer during the next cycle. An advance link logic unit compares a target bus address received from the selected system unit to a local bus address and simultaneously signals an intersystem bus link of an impending intersystem transfer while the source system unit is receiving its bus grant signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.