Integrator circuit
US5109169A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jul 30, 1990 |
| Grant date | Apr 28, 1992 |
| Priority date | — |
| Expiry date | Jul 30, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C27/028
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An integrator circuit for input signals consisting sampled analogue currents has an input connected to a node (2). Also connected to the node (2) are a first current memory cell (C1, T1, S2) and a second current memory cell (C2, T2, T3, S3). The switches (S1, S3) are operated on opposite phases of a clock signal synchronized with the sampling period. The first current memory cell produces an output current when switch (S2) is open, whereas the second current memory cell produces a first output when switch (S3) is open and a second output (T3) which is connected to the output (6) of the integrator and which is continuously available. Forward or Backward Euler mapping is produced by closing switch (S1) on appropriate phases of the clock signal. A Bilinear mapping can be produced by connecting an inverted version of the input signal to a second input (8) and appropriately clocking the switches (S1, S4). A feedforward function can be added by the use of a further input (9) directly connected to the node (2). Various higher performance current memory cells are also disclosed together with fully differential versions of the integrator.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.